HP / Agilent 1661A 102 Channel Logic Analyzer

$179.00

HP/Agilent 1661A 102-Channel 100 MHz State Logic Analyzer with POD Cables and one POD 2 Data + K Clock

This is a used item – normal wear and tear can be expected. It comes as shown in the picture and with a power cord, nothing else is included. It powers on and perform self-test but no other testing has been done. However, it is Guaranteed against DOA and has 30 day warranty under the terms and conditions stated.

Out of stock

SKU: Agilent HP 1661A Categories: ,

Description

Description:
The HP 1660 series logic analyzers were designed to make things easier by bridging the gap between the hardware and software worlds. They cover a wide application range – from the isolation of elusive hardware flaws to the debugging of real-time code. You can see it all displayed together with time correlation and markers that track between code and waveforms.

Features:

  • 102 state and timing channels
  • 100 MHz state analysis with 4 state clocks/qualifiers
  • Conventional timing offers resolution down to 2 ns
  • Transitional timing captures data bursts separated by long time periods
  • Well suited for programmable logic and 8-bit microprocessor systems
  • Program your logic analyzer with RS232 and HP-IB interfaces
  • Speed documentation with screen image and data files in standard formats Specifications:
  • Number of Channels State/Timing : 102 Channel <brTiming Analysis Modes and Speeds
  • Conventional Timing Speed : 250 MHz (All Channel) 500 MHz (Half Channel)
  • Transitional Timing Speed : 125 MHz (All Channel) 250 MHz (Half Channel)
  • Glitch Timing Speed : 125 MHz (Half Channel)
  • State Speed/Timing Speed : 100 MHz
  • State/Timing Memory Depth : 4k (All Channels) – 8k (Half Channels)
    Trigger Resources
  • Patterns : 10
  • Edge and Glitch Terms : 2
  • Ranges : 2
  • Timers : 2
  • Type : Stand-Alone

Reviews

There are no reviews yet.

Be the first to review “HP / Agilent 1661A 102 Channel Logic Analyzer”

Your email address will not be published. Required fields are marked *